Introduction to two port networks and hybrid model analysis for CE, CC and CB transistor configurations
Open on Cached Info